ABSTRACT
Phase-locked loops [17] are known to have plenty of applications, from low-frequency ones, e.g., motor controller [18] and synchronous power converters [19] , to RF applications, e.g., frequency synthesizers [2] [20]. For low-speed applications, phase-locked loop (PLL) systems can be implemented in DSP [19] , [21] . On the other hand, for high-speed applications, PLL systems are realized in analog way [18] , [20] and in digital way [3] . The accuracy of the required frequencies is very important in these designs as the performance is based on this parameter [1] [13] [4] .
As the name suggests, the phase locked loop operates by trying to lock to the phase of a very accurate input signal through the use of its negative feedback path. A basic form of a PLL consists of three fundamental functional blocks namely Phase Detector (PD), Loop Filter (LF), Voltage Controlled Oscillator (VCO).The block diagram of PLL is shown in the figure 1.The different types of PLL can broadly categories as Analog PLL, Digital PLL and Hybrid PLL. The presence of two nonlinear devices as phase-detector and VCO, in closed loop makes PLL, a nonlinear device. Therefore in this work, the performance of PLL designed for 450 MHz frequency is tested against VCO sensitivity, free running frequency, amplitude and phase of VCO, Loop filter transfer function.
The remainder of the paper is organized as follows. In Section 2, the basic of Linearized model of PLL and structure of third order PLL is explained. The equation for lock time ( L T ), Bandwidth ( BW ) and lock range ( L w ∆ ) is listed. In section 3, the frame for PLL design using Matlab/Simulink is explained. In section 4, the obtained results were compared with theoretical calculation.
LINEARIZED PHASE DOMAIN MODEL FOR PLL
The generalized loop response for the higher ordered PLL can be written as equation 1 [1] , [2] , [14] ( ) ( )
Where, The loop characteristics can be controlled by changing different types of loop filters then the order of PLL is 1 n + where n order of the loop filter.
The simplest filter is a one-pole RC circuit. The loop transfer function in this case is given an equation 2.
( )
The loop response for 2 nd order PLL can be found out using equation (2), (3).
Comparing the equation (3) with standard transfer function equation of second order filter we get,
Where, RC =Time constant in sec.
For sinusoidal phase detector K P is ½ of peak to peak voltage of PD output [4] .
Using equation (3), (4), (5) 
Using these mathematical model formulae, the corresponding values for lock time, Lock range, Bandwidth is calculated for different types of PLL, Baseband PLL, Charged Pump PLL [2] . While designing charged pump PLL the pump current p I and selection of C( mostly in nF) are the important design factor to be considered. Typically for most of the designs value of Ip is
As expected, if Rp=0, then ζ =0. With complex poles, the decay time constant is given by equation (11) 
………………………….. (11) As seen from the closed loop transfer function of second order PLL. Design and analysis of third order PLL is important as higher order design are concerns with system stability designed for wide applications. Transfer function for second order filter for charge pump PLL is given by equation (12) . The structure of third order charge pump PLL and System model of charge pump PLL block diagram shown in figure 2, figure 4 respectively.
Transfer function of loop filter is given by equation (12)
The open loop and closed loop transfer function is given by equations (12), (13) . Usually, C2 is much smaller than C1 (m«1). Comparing equation (13) with equation (14) will get ξ , n ω and m. 
FRAME WORK FOR PLL DESIGN
The set up arrangement done for PLL( Charge Pump PLL )is parameter measurement is shown in the figure 5.
Setup for PLL Simulation in Simulink
The input provided in set up is the order coefficient of Loop filter. For e.g., using the transfer function of Loop filter incorporated in automated program written in Matlab which guides to find the input to find the proper range of input applied to the set up assembly to get desired output. Similarly for other input parameters Like, VCO gain in Hz/volts and quiescent frequency were found out.
For analysis of third order PLL setup used is almost same as second order PLL, Input for assemble are Transfer Function of loop filter, Kvco, quiescent frequency of VCO. 
3.2Measurement of PLL parameters
The simulation is done in Simulink/Matlab 2009b on Intel processor core 2 Duo processor@ 2.93 GHz with 1.96GBRAM .The simulated results for filter output ,phase detector output and VCO outputs can seen in real time using scope in Simulink. The obtained VCO output filter output, Phase detector output for Charge pump PLL is shown in figure 7 , figure 8 and figure 9 respectively. Similarly filter output (control signal),PD output and reference signal & VCO output shown in figure 10,11,12 respectively. These obtained data at least 5000 samples per result were stored in workspace. The peak value i. e 1 A and next peak value 2 A are found out from these samples using program written in Matlab [9] , [10] . Using these retrieved values ξ and n ω was found out using the formulae figure 6 [4] .The automated program files guides to find calculated and observed value for given RC time constant. ,and the reference signal is track PD output is zero. Figure 13 shows the step response of third order system for different damping factor. It can be obsered that ,as the damping factor of the system increases the settling time decreases. figure 14,figure 15 respectively ,from the open loop bode plot critical phase margin is obtained and stability of system obtained by closed loop bode plot. Previous work involved design of PLL for specific phase margin but this work gives design and analysis of PLL for critical phase margin and how its affect behavior of PLL in terms of its parameters by changing damping factor shown in table 2. From figure16,17,18 ,It can be found out that Baseband PLL can be used for narrow BW apllications such as GPS its around (0-10Hz) since the drawback is as Kvco increases setting time increases therefore selection RC time constant is acritical issue. and its lock range is small in range of few Hz. to simplify the computations. This approximation is close when ∆θ(t) is near zero. Thus, instead of using the input signal and the VCO output signal directly, the linearized PLL model uses only their phases. From the graph 22-24,It was observed that ,for Charge pump PLL we get wider Bandwidth [9] , [11] , [12] ,faster setting time and lage lock range [13] .The comparative result table for baseband, Lineaized baseband and chgre pump PLL is listed in table 1. Design and simulation of third order PLL by propose novel method is more efficient to provide stability of system using Matlab/ Simulink model and this novel method shows very good precision in designed parameters for wider communication applications.
